Implementing core tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor

نویسندگان

  • Katsuaki Deguchi
  • Shohei Abe
  • Masayasu Suzuki
  • Kenichiro Anjo
  • Toru Awashima
  • Hideharu Amano
چکیده

JPEG2000 is a new standard that was developed to take over the widely used JPEG standard. In JPEG2000, the use of wavelet transform and EBCOT greatly improves the quality of the image and the compression ratio. They do, however, take up a lot of processing time. We therefore implemented the processing intensive tasks, namely the reversible discrete wavelet transform (DWT), arithmetic encoding, and a portion of coefficient bit modeling with the reconfigurable processor DRP-1 by NEC Electronics. By using the DRP-1, performance of DWT, arithmetic encoding, and a portion of coefficient bit modeling improved by 6.0, 1.6, and 2.0 times over the Texas Instruments DSP TMS320C6713, respectively. These tasks were implemented with very little hardware by time-multiplexing the hardware resources available on the DRP-1. We report on the methods used for the implementation and its results.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Virtex II ProTM MOLEN Processor

We use the Xilinx Virtex II ProTM technology as prototyping platform to design a MOLEN polymorphic processor, a custom computing machine based on the co-processor architectural paradigm. The PowerPC embedded in the FPGA is operating as a general purpose (core) processor and the reconfigurable fabric is used as a reconfigurable co-processor. The paper focuses on hardware synthesis results and ex...

متن کامل

ISSCC 2003 / SESSION 2 / MULTIMEDIA SIGNAL PROCESSING / PAPER 2.7 2.7 A 1GOPS Reconfigurable Signal Processing IC with Embedded FPGA and 3-Port 1.2GB/s Flash Memory Subsystem

Increasing complexity of system design and shorter time-to-market requirements lead research towards the investigation of hybrid systems including processors enhanced by programmable logic [1][2]. A dynamically reconfigurable processing unit tightly connected to a Flash EEPROM memory subsystem is presented. The reconfigurable processing unit targets image-voice processing and recognition applic...

متن کامل

Efficient Implementation of WiMAX Physical Layer on Multi-core Architectures with Dynamically Reconfigurable Processors

Wireless internet access technologies have significant market potential, especially the WiMAX protocol which can offer data rate of tens of Mbps. A significant demand for embedded high performance WiMAX solutions is forcing designers to seek single-chip multiprocessor or multi-core systems that offer competitive advantages in terms of all performance metrics, such as speed, power and area. Thro...

متن کامل

Hardware virtualization on a coarse-grained reconfigurable processor

In this thesis, we propose to use a reconfigurable processor as main computation element in embedded systems for applications from the multi-media and communications domain. A reconfigurable processor integrates an embedded CPU core with a Reconfigurable Processing Unit (RPU). Many of our target applications require real-time signalprocessing of data streams and expose a high computational dema...

متن کامل

Configurable Router Design for Dynamically Reconfigurable Systems based on the SoCWire NoC

Received Dec 1, 2012 Revised Jan 22, 2013 Accepted Feb 6, 2013 New Field Programmable Gate Arrays (FPGAs) are capable of implementing complete multi-core System-on-Chip (SoC) with the possibility of modifying the hardware configuration at run-time with partial dynamic reconfiguration. The usage of a soft reconfigurable Network-on-Chip (NoC) to connect these cores is investigated in this paper. ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005